Abstract-European Spallation Source (ESS) will be the brightest neutron source in the world. It is being built in Lund, Sweden. Over 120 superconducting cavities will be installed in the facility, each regulated by an individual low-level radio frequency (LLRF) control system. To reduce the risk of testing the systems on real cavities, a cavity simulator was designed. It reproduces the behavior of superconducting cavities used in the medium and high beta sections of ESS's Linac. The high power RF amplifier and piezo actuators parameters are also simulated. Based on the RF drive and piezo control signals, the cavity simulator generates the RF signals acquired by the inputs of the LLRF control system. This is used to close the LLRF feedback loop in real time. The RF front end of the cavity simulator consists of vector modulators, down-converting circuits, and a set of fast data converters. The cavity response simulation is performed in a high-speed field programmable gate array logic by a dedicated firmware that was optimized to minimize the processing time. The device also generates clock, local oscillator, and the 704.42-MHz reference signals to allow for system tests outside of the accelerator environment. In this paper, the design of the cavity simulator, description of the algorithms used in the firmware, and measurement results of the device are presented.
I. INTRODUCTION

M
EDIUM and high beta sections of the European Spallation Source (ESS) Linac will consist of 120 superconducting elliptical cavities operating at 704.42 MHz [1] . Each of these cavities requires an individual low-level radio frequency (LLRF) control system. Lund University and ESS design the architecture of those systems [2] . They are partnered by Polish Electronics Group (PEG), which develops three of the system's component and will also assemble, test, and install the systems at the ESS facility [3] .
The main function of the LLRF control system is the stabilization of the accelerating field inside the cavities. The systems measure the amplitude and phase of the accelerating field and base on it generates the signal for the amplifier that drive the cavity. Typically, the output signal from the LLRF system is generated using proportional-integral-differential controller with additional features such as amplifier lineariza- tion, detuning control, and feed forward for beam loading compensation.
Testing the LLRF control systems with real cavities is very risky and in case of failure, it can result in expensive damage like, for example, cavity quench due to unstable control loop or destruction of the piezo actuator due to excessive power delivered. To mitigate such risks, PEG develops the cavity simulator which is a device that reproduces the behavior of the real superconducting cavity driven by a high power amplifier. It will be used to test all 704.42-MHz LLRF control system units before they are commissioned with real cavities. This device can also be used for the development of LLRF system's algorithms and firmware.
Among others, the device simulates following phenomena: cavity dynamics, cavity detuning, piezo compensation, Lorentz force detuning, beam loading, microphonics, amplifier nonlinearity, and amplifiers power supply unit (PSU) modulator influence. Fig. 1 shows the simplified schematic of the simulated devices and their connection to the LLRF control system.
The simulation model is implemented inside highperformance field programmable gate array (FPGA) logic, which is combined with a set of data converters and a dedicated analog front end connecting the cavity simulator and the LLRF control system. The simulation parameters can be set on-line through the Ethernet network.
The 704.42-MHz superconducting cavities installed in the medium and high beta sections of the ESS Linac are described in [4] . Table I lists the essential parameters of those cavities. 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. I   BASIC PARAMETERS OF THE CAVITES USED IN THE MEDIUM AND HIGH  BETA SECTIONS OF THE ESS LINAC   TABLE II MOST IMPORTANT PARAMETERS OF THE KCU-105 FPGA MODULE Similar devices have been developed by, e.g., DESY, LBNL, and KEK [5] - [7] . They are focused mostly on verifying the algorithms used in the LLRF control systems. The cavity simulator presented in this paper allows testing the complete LLRF control system including all analog circuits such as, e.g., piezo driver and analog-to-digital converters (ADC) front end.
This paper has been divided into three parts. The first part presents the cavity simulator's hardware design. The firmware and simulation model description follow it. In the final part, the measurements results are shown.
II. HARDWARE
The primary purpose of the cavity simulator's hardware is to digitize and generate RF as well as baseband signals. It is also used to produce the reference, local oscillator (LO), and clock signals for the LLRF control system. In addition, the Universal Serial Bus (USB) and Ethernet communication interfaces are provided. The device is internally divided into seven different modules. Fig. 2 shows the block diagram showing the structure of the hardware.
A. FPGA Module
A vast number of high-performance FPGA modules are available on the market, so to reduce the design time and cost, it was decided to use an off-the-shelf component. Xilinx KCU105 board was selected mostly due to a high number of IO pins available and integrated USB and Ethernet PHYs. The most important parameters of the FPGA module are summarized in Table II .
B. Data Conversion Module
The cavity simulator requires many different data converters. All of them are located on the data conversion module, which communicates with the FPGA module through two connectors foreseen for FPGA Mezzanine Cards.
In total, four analog signals are digitized: RF drive, RF reference, and two piezo drives. The RF signals are typically digitized in one of three ways as follows: 1) direct sampling; 2) down-conversion; 3) analog inphase/quadrature (IQ) demodulation. It was decided that the best method to adopt for this project was using the down-conversion scheme. It is typically the best in terms of performance but requires additional LO generation circuit, which would have to be integrated into the cavity simulator nevertheless. The down-converter circuit is designed as a separate module and two 16-bit 250 Msps ADCs sample the intermediate frequency output signal.
The piezo drive signals have a bandwidth in a range of tens of kilohertz and amplitude of up to 200 Vpp. They can be sampled directly without any frequency conversion circuit, but due to a high voltage, analog front end with additional protection is required. Two 18-bit 5 Msps ADCs digitize the piezo drive signals.
The cavity simulator generates eight analog signals: six RF, piezo sensor, and modulator output. Last two signals do not require any sophisticated front end and can be generated directly by the digital-to-analog converters (DAC). The RF signals are generated using vector modulator circuits. For the best performance, it requires precise length matching of I and Q signal paths, which cannot be achieved using a cable connection. Therefore, the vector modulator together with DACs is integrated into the data conversion module. Additional 7th RF output was added to the design. It can be used for the cavity simulator development and testing.
This module is also equipped with a low-cost FPGA. It is used to configure all complex integrated circuits used in the module and to serialize the data from data converters operating on piezo and PSU modulator signals.
C. Down-Conversion Module
This module lowers the frequency of the input RF signals to a range suitable for the ADCs. It integrates two downconversion channels, which are based on an active mixer. Each channel has individually controlled gain. In addition, the mixer's LO signal power level can be controlled and optimized for the best noise performance.
D. Piezo Module
The amplitude of the piezo drive signals coming from the LLRF control system can reach 200 Vpp. Such voltage can damage the cavity simulator's electronics. The piezo module lowers the voltage of the piezo signals 100 times and provides additional protection circuit that should withstand the voltages up to 1 kV.
The input capacitance of this module matches the capacitance of Noliac NAC 2022 H30 piezo [8] used in medium and high beta cryomodules. At cryogenic temperatures, the capacitance of this actuator is around 1.8 μF. For other actuators, different capacitors need to be used.
The piezo module also integrates one output channel simulating the piezo working as a detuning sensor. This output is also protected against high voltage because the piezo driver used in the ESS' LLRF control systems shares the same connector for both piezo actuator and sensor modes of operation.
E. Reference Generation Module
Reference generation module distributes the 704.42-MHz RF reference signal, which can be provided externally or produced by this module. The generation circuit utilizes a phaselocked loop (PLL) with an integrated voltage controlled oscillator. The PLL circuit can be driven by either 49.152-MHz crystal-based generator or a direct digital synthesis (DDS) circuit operating with 100-MHz clock. Such configuration allows the module to operate in one of four modes: 1) generating 704.51 MHz directly from crystal generator signal; 2) generating 704.42 MHz from crystal generator signal using fractional mode of the PLL; 3) generating 704.42 MHz from 22.013 MHz signal produced by DDS; 4) distribution of external reference signal. The first option offers the best phase noise performance (78.3-fs jitter in the 10-Hz-10-MHz integration bandwidth) but has a frequency offset of around 100 kHz. It is negligible for most applications (under the assumption that the LLRF system uses the same reference signal). In a case where precisely 704.42-MHz signal is required, the second and third options can be used.
F. LO Generation Module
This module is responsible for generating the LO and clock signals. The generation scheme is based on direct analog synthesis. The clock frequency is set to 117.4 MHz and two LO frequencies can be produced: 729.58 and 736.44 MHz. More detailed description of this module can be found in [9] .
G. Power Supply Module
The power supply module powers all other boards used in cavity simulator with +12 V. Its primary function is conditioning the voltage coming from an off-the-shelf ac-dc converter. In addition, this module supervises the powering sequence, monitors the power consumption and, adjusts the cooling fans speed.
H. Mechanical Design
The cavity simulator is integrated into custom 19 rack enclosure. The boards are placed on two floors. On the top, FPGA and data conversion modules are located. The other modules, including the ac-dc converter, are installed on the lower level. Fig. 3 shows the inside of the cavity simulator.
I. Hardware Tests
The hardware design was tested and its proper operation was confirmed. The phase noise spectra of the RF reference, LO, and one of the RF outputs signals was measured (see Fig. 4 ). No major interference or additional noise sources were found. The spurs at 42 Hz and 90 kHz offsets are probably originating in the Agilent E5052B signal source analyzer that was used for the measurement. The interference visible in the LO signal's phase noise at 1.1 MHz is caused by the dc-dc converter located on the LO generation module.
III. FIRMWARE
Two FPGAs are used in the design. The firmware for the one located on the data conversion module integrates only the basic functions like, e.g., Serial Peripheral Interface and I2C controllers and it will not be described in detail. The firmware for the FPGA processing module is much more complicated, and it is responsible for: 1) communication through USB and Ethernet; 2) gathering the data from ADCs; 3) sending the data to DACs; 4) data acquisition; 5) digital signal processing for cavity simulation. A Xilinx MicroBlaze softcore microprocessor is used for the communication with external systems. It is running a custom software responsible for the interpretation of the control commands sent to the device, setting the parameters of the simulation, and readout of the recorded data stored in the DDR4 memory.
To synchronize the cavity simulation with the LLRF control system, a trigger signal is required. It can be generated locally or external signal can be used. It is fed to the amplifier modulator model and data acquisition block.
An arbitrary waveform generator (AWG) driving the additional, 7th RF output is provided. This tool can be used to verify the proper operation of the cavity simulator and will simplify device testing.
The data gathered from the ADCs sampling the RF drive and RF reference are first demodulated using the non-IQ scheme [10] . The signals are then processed as a complex vector, allowing the model to operate in the baseband. The block diagram presenting the structure of the firmware is presented in Fig. 5 .
One of the critical aspects of the firmware is the processing time. The expected delay introduced mostly by the cabling between the LLRF control system and the cavity is around 400 ns. The total processing time of the whole cavity simulator, including analog circuits and data converters latency, shall match this value. The latency introduced by the analog circuits and data converters was expected to be around 250 ns. This means that the response of the model has to be calculated in less than 18 clock cycles.
All calculations are performed with 16-bit precision. The only exceptions are the filters simulating the cavity, where 32-bit precision is used.
The primary function of the firmware is to simulate the behavior of the RF cavity, high power amplifier, and a connection between them through a circulator and a waveguide. The block diagram presenting the model of those elements is shown in Fig. 6 .
A. Cavity Model
The RF cavity is modeled as a parallel LCR circuit [11] , which impedance can be expressed using following relation:
The L and C can be replaced with
where Q L is the Q factor of the loaded Cavity, R L is the loaded shunt resistance, and ω 0 is the angular frequency of the cavity resonance
The signals in the firmware will be operated in the baseband, and therefore it will be convenient to express the ω as ω 0 +ω * Because in our aplication ω 0 ω * following assumption is possible:
Based on this, we obtain
Such equation can be implemented as a digital filter in a system with sampling period T. The bilinear transformation is used to calculate its parameters
These calculations assumed that the cavity resonance matches precisely the reference signal frequency, but to simulate the phenomena such as piezo compensation or Lorentz force detuning a possibility to change the resonance frequency is required. For the digital filters operating on the complex signals, it can be realized by modifying the delay block of the firmware in the way as shown in Fig. 7 [12] . The structure of the complete filter is presented in Fig. 8 .
To calculate the trigonometric functions, Taylor's theorem is used. It requires more resources than typically used coordinate rotation digital computer algorithm but needs much fewer clock cycles to obtain the result (for a 32-bit resolution it is 5 vs. 32).
The other π-modes are simulated using filters with identical structure (but different parameters) connected in parallel. The cavity probe signal is calculated as a sum of outputs of those filters. It is assumed that all modes will detune by the same value. The detuning of the cavity is a sum of five components.
1) Lorentz Force detuning-calculated as a square of the probe signal's magnitude multiplied by a constant coefficient. 2) Piezo compensation-a sum of data from two ADCs sampling the piezo signals. 3) Microphonics-signal generated from a lookup table. 4) Constant detuning.
5) Mode frequency -different values for each π-mode.
The detuning signal is filtered by an IIR digital filter that represents the mechanical response of the cavity. The filter parameters can be set through the control interface. The exact transfer function of this filter will be modeled based on the measurements of real cavities.
The beam current is calculated from the IQ samples of the RF reference signal multiplied by the data from a lookup The beam current signal is added to cavity forward signal, which drives the cavity model.
B. Amplifier Model
The amplifier model is designed to simulate the following phenomena: 1) limited bandwidth; 2) gain compression; 3) power supply ripple. The limited bandwidth is simulated with the same filter as the one used for the cavity model. The main difference is much lower Q-factor and no detuning.
The transfer characteristic of the amplifier is stored in two lookup tables representing the gain and phase shift. These tables are addressed by the input's signal magnitude, which is estimated using Alpha Max Plus Beta Min algorithm [13] .
The power supply ripple signal is generated as a predefined waveform. Its impact on the output signal amplitude and phase can be expressed using following relations [14] , [15] :
where θ is the output phase change, L is the distance between the input and output cavities, e is the electron charge, m is electron mass, V k is the cathode voltage, V out is the amplitude of the output signal.
C. Circulator Model
The circulator is modeled as simulated as a fully linear element. It generates the cavity forward, and the amplifier reflected signal. Both of those are calculated as a sum of the cavity reflected, and amplifier forward signals multiplied by a constant predefined two-by-two matrixes. 
IV. MEASUREMENTS
To prove the proper operation of the module, a series of measurements was performed. The parameters of the simulations were not based on the measurements of the real cavities, because they are not yet available. Instead, the values that may expose possible problems were selected.
A. Measurement Setup
The measurements were performed using two test setups. Their simplified schematics are shown in Fig. 9 . The setup A was used for the transmission and group delay measurements. Cavity filling and decay and the amplifier nonlinearity were tested using the setup B.
All measurements were performed using 704.51-MHz reference signal generated by the cavity simulator. 
B. Transmission
The cavity simulator's transmission between the RF input and cavity probe output was measured using a vector network analyzer. The Q factor of the main mode was set to 700 000. Three measurements were performed: 1) one mode no detuning; 2) one mode with 10 kHz detuning; 3) six modes with 0, −0.5, −0.9, −1.5, −2.4, and −3 MHz offsets, all with different R and Q L settings. Figs. 10 and 11 show the results.
The Q-factor and maximum of the transmission do not change when the detunning is applied. Negligible distortion (<2 dB) at the reference frequency is visible in the detunned transmission. It is caused by the limited carrier suppression of the vector modulator circuit. It can be improved by calibration of the vector modulator's IQ offsets. The automated calibration procedure is foreseen to be added to the cavity simulator functionality.
C. Group Delay
As mentioned in the Firmware section, the processing time is one of the critical parameters. To verify it, a group delay of cavity simulator was measured. The simulation settings were identical with the transmission measurement with one mode.
The smoothing of the group delay measurement results was necessary because of the low power of the signal at frequencies far from the resonance. The moving average technique was used. The results with and without smoothing are shown in Fig. 12 .
The results around the carrier are dominated by the group delay of the simulated cavity filter. At higher offsets, the delay introduced by the processing time is observed. The measured value of the processing time is below the required 400 ns. 
D. Cavity Filling and Decay
To confirm the proper operation of the cavity simulator also in the time domain, the cavity filling and decay were measured. The cavity simulator's output was driven with RF signal generated by the 7th RF output channel. The signal was turned on and off with 2-s period.
The cavity filling and decay were recorded using Rohde & Schwarz RTO 2044 oscilloscope. The results are presented in Figs. 13 and 14 . The settings were identical to those used in the transmission measurement.
The cavity filling and decay times are approximately equal to 0.6774 ms and 0.6727 ms. The Q factors calculated from these values are 681 594 and 677 034. No distortions of the signals were observed.
E. Amplifier Nonlineraity
To measure the amplifier nonlinearity of the simulated amplifier, the RF input was driven with RF signal with slowly rising amplitude. The driving and the output signals were measured using digital oscilloscope. The results are presented in Fig. 15 .
The envelope of the output signal looks as expected. The amplitude is rising until it reaches the saturation point and then it begins to slowly decrease.
V. CONCLUSION
In this paper, the hardware design, firmware, and measurements of the cavity simulator designed for ESS are described. This is the first device of this kind that allows to test the whole analog circuitry of the LLRF control system. Four units were manufactured, and the firmware with main functionality was prepared. The measurements results confirm the proper operation of the device.
The project presented in this paper was designed for ESS' medium and high beta cavities, but it will be possible to adapt it to other types of cavities and amplifiers. To support other carrier frequencies the piezo, down-converter and LO and clock generation circuits would need to be changed. The rest of the hardware can be reused.
The cavity simulator is being developed further to extend its functionality and scope of the simulation. Next tests, including those with LLRF control system, are also planned.
